A Pipelined Multi-Core Machine with Operating System Support

2020-07-03 11:14:19

Compare Price
This work is building on results from the book named âA Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctnessâ by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014. It presents, at the gate level, constr... Read more
This work is building on results from the book named âA Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctnessâ by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014. It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features: ⢠MIPS instruction set architecture (ISA) for application and for system programming ⢠cache coherent memory system ⢠store buffers in front of the data caches ⢠interrupts and exceptions⢠memory management units (MMUs) ⢠pipelined processors: the classical five-stage pipeline is extended by two pipeline stages for address translation ⢠local interrupt controller (ICs) supporting inter-processor interrupts (IPIs) ⢠I/O-interrupt controller and a disk   Less

Book Details

ISBN9783030432430

Compare Prices

Store Availability Book Format Condition Price
eBooks.com In Stock Buy AUD 139.0
eBooks.comIn Stock
Format
Condition
Buy AUD 139.0
Available Discount
No Discount available

Join us and get access to all
your favourite books

Sign up for free and start exploring thousands of eBooks today.

Sign up for free